 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TECHNICAL DATA IW4051B Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS The IW4051B analog multiplexer/demultiplexer is digitally controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 20V peak-to-peak can be achieved by digital signal amplitudes of 4.5 to 20V (if VCC - GND = 3V, a VCC - VEE of up to 13 V can be controlled; for VCC-VEE level differences above 13V a VCC - GND of at least 4.5V is required). These multiplexer circuits dissipate extremely low quiescent power over the full VCC -GND and VCC - VEE supply-voltage ranges, independent of the logic state of the control signals. When a logic "1"is present at the ENABLE input terminal all channels are off. The IW4051B is a single 8-channel multiplexer having three binary control inputs, A, B and C, and an ENABLE input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output. * Operating Voltage Range: 3.0 to 18 V * Maximum input current of 1 A at 18 V over full package-temperature range; 100 nA at 18 V and 25C * Noise margin (over full package temperature range): 1.0 V min @ 5.0 V supply 2.0 V min @ 10.0 V supply 2.5 V min @ 15.0 V supply N SUFFIX PLASTIC 16 1 16 1 D SUFFIX SOIC ORDERING INFORMATION IW4051BN Plastic DIP IW4051BD SOIC TA = -55 to 125 C for all packages PIN ASSIGNMENT LOGIC DIAGRAM Single-Pole, 8-Position Plus Common Off FUNCTION TABLE X0 X1 X2 X3 ANALOG INPUTS/OUTPUTS X4 X5 13 14 15 12 1 5 MULTIPLEXER/ DEMULTIPLEXER 3 X COMMON OUTPUT/INPUT Control Inputs Enable C L L L L L L L L H H H H Select B L L H H L L H H X A L H L H L H L H X ON Channels X0 X1 X2 X3 X4 X5 X6 X7 None X6 2 X7 4 A CHANNEL-SELECT B INPUTS C ENABLE 11 10 9 6 w w w .d ee sh ta a u. t4 om c L L L L PIN 16 =VCC PIN 7 = VEE PIN 8 = GND H X H = high level L = low level X = don't care 1 www..com IW4051B MAXIMUM RATINGS* Symbol VCC VIN IIN PD Ptot Tstg TL Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Input Current, per Pin Power Dissipation in Still Air Power Dissipation per Output Transistor Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SO Package) Value -0.5 to +20 -0.5 to VCC +0.5 10 500*1 100 -65 to +150 260 Unit V V mA mW mW C C *Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. *1 - for Plastic DIP from -55 to +100C, for SO Package from -55 to +65C. +Derating - Plastic DIP: - 12 mW/C from 100 to 125C SO Package: - 7 mW/C from 65 to 125C RECOMMENDED OPERATING CONDITIONS Symbol VCC VIN TA Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) Operating Temperature, All Package Types Min 3.0 0 -55 Max 18 VCC +125 Unit V V C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or VOUT)VCC. Unused digital pins must be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused Analog I/O pins may be left open or terminated. 2 IW4051B DC ELECTRICAL CHARACTERISTICS Digital Section VCC Symbol VIH Parameter Minimum High-Level Input Voltage, Channel-Select or Enable Inputs Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs Maximum Input Leakage Current, Channel-Select or Enable Inputs Maximum Quiescent Supply Current (per Package) Test Conditions VIS=VCC thru 1k VEE=GND=0 IIS<2A on all OFF Chanels RL=1k to GND VIS=VCC thru 1k VEE=GND=0 IIS<2A on all OFF Chanels RL=1k to GND VIN=VCC or GND VEE=GND=0 V 5 10 15 5 10 15 18 Guaranteed Limit -55 C 3.5 7 11 1.5 3 4 0.1 25 C 3.5 7 11 1.5 3 4 0.1 125 C 3.5 7 11 1.5 3 4 1.0 Unit V VIL V IIN A ICC Channel Select = VCC or GND VEE=GND=0 5 10 15 20 5 10 20 100 5 10 20 100 150 300 600 3000 A DC ELECTRICAL CHARACTERISTICS Analog Section VCC Symbol RON Parameter Maximum "ON" Resistance Test Conditions VEE=GND=0 VIS = GND to VCC VEE=GND=0 V 5 10 15 5 10 15 18 Guaranteed Limit -55 C 800 310 200 100 25 C 1050 400 240 10* 15* 5* 100 125 C 1150 550 320 1000 Unit RON Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package Maximum Off- Channel Leakage Current, Any One Channel Maximum Off- Channel Leakage Current, Common Channel IOFF VEE=GND=0 nA VEE=GND=0 18 100 100 1000 * - Typical Value 3 IW4051B AC ELECTRICAL CHARACTERISTICS (CL=50pF,Input tr=tf=20.0 ns) VCC Symbol tPHL(tPLH) Parameter Maximum Propagation Delay , Analog Input to Analog Output (Figure 1) RL=200k, VEE=GND=0 Maximum Propagation Delay , Channel-Select Input to Analog Output (Figure 1) RL=200 k, VEE=GND=0 Maximum Propagation Delay , Channel-Select Input to Analog Output (Figure 2) RL=10 k VEE=GND=0 VEE=-5, GND=0 tPZL2(tPZH2) Maximum Propagation Delay , Enable to Analog Output (Figure 2) RL=10 k VEE=GND=0 VEE=-10, GND=0 tPLZ1(tPHZ1) Maximum Propagation Delay , Channel-Select Input to Analog Output (Figure 2) RL=10 k VEE=GND=0 VEE=-5, GND=0 tPLZ2(tPHZ2) Maximum Propagation Delay , Enable to Analog Output (Figure 2) RL=1,0 k VEE=GND=0 VEE=-10, GND=0 CIN CI/O Maximum Input Capacitance, Channel-Select or Enable Inputs Maximum Capacitance VEE=GND=-5V CIS COS Feedthrough CIOS V 5 10 15 5 10 15 5 10 15 5 5 10 15 5 5 10 15 5 5 10 15 5 Guaranteed Limit -55 C 60 30 20 350 200 160 720 320 240 450 720 320 240 400 720 320 240 450 450 210 160 300 25 C 60 30 20 350 200 160 720 320 240 450 720 320 240 400 720 320 240 450 450 210 160 300 7.5 125 C 70 40 30 400 250 200 720 320 240 450 720 320 240 400 720 320 240 450 450 210 160 600 pF ns ns ns Unit ns tPHL1(tPLH1) ns tPZL1(tPZH1) ns 5 5 5 - 5* 30* 0.2* - pF 4 IW4051B ADDITIONAL APPLICATION CHARACTERISTICS VCC Symbol BW Parameter Maximum OnChannel Bandwidth or Minimum Frequency Response (-3db) (-40db) Feedthrough Frequency (All Channels OFF) f2 (-40db) Signal Crosstalk Frequency Total Harmonic Distortion Address-or Enable to Signal Crosstalk Test Conditions V VEE=GND=0 RL=1k 20 log(VOS/VIS)=-3db VOS at Common OUT/IN V VIS** Limits Typical Value Unit 25 C 10 2,5 20 MHz VOS at Any Channel f1 VEE=GND=0 RL=1k 20 log(VOS/VIS)=-40db VOS at Common OUT/IN VOS at Any Channel VEE=GND=0 RL=1k 20 log(VOS/VIS)=-40db Between Any 2 Channels VEE=GND=0 fIS=1kHz sine wave VEE=GND=0, RL=10k*** tr,tf=20ns Square Wave 10 2,5 60 10 10 2,5 2,5 12 8 MHz 10 5 10 15 10 2,5 1 1,5 2,5 - 3 0.3 0.2 0.12 65 MHz % THD VAO/I mV (Peak) ** Peak-to-peak voltage symmetrical about (VCC-VEE)/2. *** Both ends of channel. 5 IW4051B INPUT t PLH ANALOG OUT tTLH 50% VCC GND t PHL 90% 50% 10% VCC GND t THL Figure 1. Switching Waveforms tr 10% 90% 50% 50% tf VCC GND t PZL t PLZ 90% 10% VCC VOL VOH ANALOG OUT 90% 10% t PHZ t PZH GND Figure 2. Switching Waveforms EXPANDED LOGIC DIAGRAM Channel IN/OUT Ucc 16 7 4 6 2 5 5 4 1 3 12 2 15 1 14 0 13 TG A 11 B 10 C 9 6 ENABLE 8 GND 7 VEE Binary to 1 of 8 Decoder with Enable TG TG Logic Level Conversion TG TG TG TG TG COMMON OUT/IN 3 6 IW4051B N SUFFIX PLASTIC (MS - 001BB) A 16 9 B 1 8 Dimensions, mm Symbol A B MIN 18.67 6.10 0.36 1.14 2.54 7.62 0 2.92 7.62 0.20 0.38 10 3.81 8.26 0.36 MAX 19.69 7.11 5.33 0.56 1.78 F L C D F G H J K L M N C -T- SEATING N G D 0.25 (0.010) M T K PLANE M H J NOTES: 1. imensions "A", "B" do not include mold flash or protrusions. Maximum mold flash or protrusions 0.25 mm (0.010) per side. D SUFFIX SOIC (MS - 012AC) A 16 9 Dimensions, mm Symbol. MIN 9.80 3.80 1.35 0.33 0.40 1.27 5.72 0 0.10 0.19 5.80 0.25 8 0.25 0.25 6.20 0.50 MAX 10.0 4.00 1.75 0.51 1.27 A B C D C R x 45 H B P 1 G 8 F G H J K M P R -TD 0.25 (0.010) M T C M K SEATING PLANE J F M NOTES: 1.Dimensions A and B do not include mold flash or protrusion. 2.Maximum mold flash or protrusion 0.15 mm (0.006) per side for A, for B - 0.25 mm (0.010) per side. 7 |
Price & Availability of IW4051B
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |